Abstract -In this paper, a novel single-phase inverter topology is proposed, which was derived from the integration of the conventional voltage source inverter with switched-capacitor dc-dc converters. The inverter circuit can provide a low ac output voltage from a high dc input voltage, using low-voltage devices (switches and capacitors). The modulation scheme is the same employed in conventional inverters and the capacitor voltages are self-balanced. The proposed topology is suitable for applications with high conversion ratios. A 2.5 kW prototype (800 V/220 V), which achieved a peak efficiency of 97.8%, was built to show the feasibility of the novel inverter.
I. INTRODUCTION
In single-phase non-isolated applications, voltage source inverters (VSI) are the topologies most commonly used in dcac conversion, an example being the full-bridge (FB) inverter [1] , which can only synthesize an output voltage lower than the input voltage. However, when the difference between the input and output voltages is high (i.e., high step-down conversion ratio), FB inverter will operate with low performance due to the high voltage stress on the semiconductors. Furthermore, it will operate with a lower modulation index, resulting in a poor switch utilization ratio [2] and an increase in the output voltage total harmonic distortion (THD).
Multilevel converters, such as the neutral point clamped (NPC) inverter [3] , reduce the voltage stress on the semiconductors.
However, additional control loops are required for the capacitor voltage balancing [4] , which increases the costs (due to voltage sensors) and becomes a potential cause of failures at voltage imbalance conditions [5] .
Two-stage conversion architectures consisting of a frontend step-down dc-dc converter with a back-end topology can also be employed in high step-down specifications, such as dc-dc topologies for power supply applications [6] . However, multiple-stage solutions can present a high component count, high control complexity and low efficiency, because all of the energy is processed more than once [7] . These architectures [6] , [7] use a front-end switched-capacitor (SC) dc-dc converter, which presents a high conversion ratio, low semiconductor voltage stresses and suitability for integrated circuits implementation. In contrast, SC converters cannot regulate the output voltage with high efficiency [6] .
To provide a solution for the aforementioned issues, a single-stage single-phase high step-down hybrid switchedcapacitor (HSC) inverter is proposed. The novel topology was generated through the integration of dc-dc SC converters with the FB inverter, hence the term 'hybrid'. Consequently, the advantages of SC converters can be exploited in dcac conversion and their drawbacks can be reduced or even eliminated.
Several HSC topologies have been proposed in low power dc-dc [8] , [9] , ac-dc [10] and dc-ac [11] - [15] conversion. Except for [11] , [12] , these inverters are not suitable for stepdown applications, because they use the SC circuit to generate a multilevel staircase waveform.
Some similar topologies have been proposed as isolated high-frequency inverters for low power dc-dc conversion [7] , [8] , [16] . However, the inverter proposed in this paper was developed to be applied at higher power levels, for application in, for instance, grid-connected inverters for renewable systems, interruptible power supplies, ac drives, interfaces between high voltage dc and low voltage ac grids and, auxiliary power supplies. Moreover, rather than use a fixed duty-cycle as in [8] , the proposed inverter employs a sinusoidal pulse width modulation (SPWM), as reported herein.
The aim of this study was to investigate and evaluate the proposed inverter performance. A detailed study, design issues, comparative analysis, and experimental results are reported herein.
II. PROPOSED TOPOLOGY
A generalized version of the proposed topology, named the full-bridge hybrid switched-capacitor (FBHSC) inverter, can be seen in Figure 1 . A half-bridge version was proposed in [12] . The FBHSC is composed of 'n' SC cells (n ∈ N ≥1 ), and controls the power flow between the dc input voltage V pn and an ac load. Table I shows the FBHSC component count.
Regardless of the number of SC cells, all switching states 
where k ∈ {a, b}, x ∈ {2, 4, 6 .. .2n − 2} and y = x − 1. The FBHSC can operate with sinusoidal pulse width modulation (SPWM) with a symmetrical triangular carrier v cr . Both unipolar (Figure 2(a) ) and bipolar ( Figure 2(b) ) SPWM schemes can be employed. A dead time t d between switches with subsequent index (e.g., S 1a and S 2a ) is required to avoid a short circuit. As in FB inverters, the averaged switching functions d a and d b are given by
where ω = 2π f g ( f g in Hertz), t is the time in seconds and M is the modulation index, which can vary from 0 to 1. Figure 2 also shows the expected output voltage v ∼ ab , which is dependent on the input voltage V pn and the number of SC cells n. However, for the sake of simplicity, the topology with one SC cell (shown in Figure 3 ) will be the focus of this paper. Moreover, the inverter operation of the proposed topology will be focused in this paper, even though the FBHSC can operate as a bidirectional rectifier, a reactive compensator or a active power filter.
III. THEORETICAL ANALYSIS
This section presents the theoretical analysis for the FBHSC (Figure 3 ). The analysis was performed, unless specified, under the following conditions:
• All components are considered ideal, except for the MOSFETs. These are represented by their on-state resistance while conducting (R DSon ). Without parasitic resistances, it is impossible to obtain the model [17] ; • High-frequency ripple is neglected for all components; • The current through the MOSFET, regardless of the direction, will always be conducted by the MOSFET channel instead of the body diode; • The switching frequency f sw is much higher than the output frequency f g ; • The low-frequency variables (e.g., i Lab , v Cab ) are assumed constant within the switching period T sw ; and • The proposed converter operates in the no-charge (NC) mode (see section IV). The topology presented in Figure 3 has two linearly dependent states: v C1 and v C3 . Thus, to obtain a system without redundant states, capacitors C 1 and C 3 will be replaced with an equivalent capacitor C 1e , as shown in Figure 4 . The relations among these capacitors are defined by
Inverter legs can be analyzed separately. In leg 'a', the FBHSC operation can be described using two modes as follows: Mode 1 (Figure 4 (a)): capacitor C 1e is connected to the output port v an supplying the load while capacitor C 2a is connected between the voltage source V pn and the capacitor C 1e . Assuming a positive output current i Lab , C 2a is charging and C 1e is discharging. This switching state, which has a duration of d a T sw , can be represented as
Mode 2 ( Figure 4 (b)): inductor current i Lab is in the freewheeling state through S 1a . The energy stored in C 2a , in the previous switching state, is transferred directly to C 1e . The instantaneous current through C 1e and C 2a is limited by R DSon . This switching state, which has a duration of
The same procedure must be applied to leg 'b'. Furthermore, to obtain the complete system, it is necessary to include equations of the output filter ( Figure 5 
To attain a compact representation of the system, all equations will be written in state-space form [18] , as followṡ where the state and the input vectors * (x and u) are
In the state-space averaged model presented in (7), A 1 is the matrix representation of (4). Likewise, A 2 is the matrix representation of (5). Matrices A 3 and A 4 are the representations of equivalent leg 'b' switching states. Matrices F and G represent the output filter, presented in (6) . All matrices are presented in the Appendix A.
A. Steady-State Analysis
All steady-state values ("a") can be found by setting all derivative terms to zero [19] , as follows
where the vectors x and u are given by
From (9) and performing algebraic manipulation, the steady-state values for all capacitor voltages can be found, as follows
. (11) All capacitor voltages have a constant value (V pn /2) plus a term dependent on the output current i Load and the MOSFET on-resistance R DSon . Therefore, by neglecting R DSon , all capacitor voltages are simplified to
From (12), all capacitor voltages are a half of the input voltage, regardless of the duty-cycle or output current, as in the regular SC converters. Moreover, all voltage across the semiconductors are also given by (12) . The steady-state value of the output voltage is given by
where
and r eq is defined by
The equivalent resistance r eq represents the total conduction loss and its evaluation can be useful to compare the FBHSC performance with other solutions. It can be divided into two terms: R eq,s represents the losses of an equivalent FB inverter whereas r eq,p represents the capacitor balancing losses.
Neglecting R DSon , and recalling that d b = 1 − d a , the simplified output voltage can be defined as Figure 6 shows the voltage transfer ratio of (13) and (15) . For the non-simplified result, a resistive load (i.e. i Load = v Cab /R ab ) was assumed. Also, a set of computational simulations performed in PSIM R was added to the results. All parameters used are shown in Table II .
The FBHSC voltage transfer ratio is almost linear, as shown in Figure 6 . Simulation and theoretical results are in excellent agreement. Divergences between the complete and simplified results increase at the duty cycle extremes, where the converter rarely operates. Therefore, considering the whole duty cycle variation, the difference can be neglected. However, if a precise prediction of the output voltage is required (e.g., for deadbeat control), (13) can be used.
B. Dynamic Analysis
To obtain the dynamic model, small-signal analysis will be performed. In the system presented in (7), a small ac perturbation ("ˆ") is summed to the steady-state values, as follows: wherex andû are the small-signal ac variation vectors of the variables presented in (8) . For the sake of simplicity, the smallsignal perturbation of the input vectorû will be neglected.
After extracting the steady-state values and the secondorder nonlinear terms [18] and applying the Laplace transform, a linear model can be found, as follows:
where I 5 is a 5×5 identity matrix.
After substituting the steady-state values of (9) in (17), solving and performing some algebraic manipulation, the FBHSC transfer functions can be found. The small-signal control-to-output transfer function G vc (s) is defined by
where C f = C 2a = C 2b and the coefficients are given by
The 4 th order system obtained in (18) can be simplified by neglecting the MOSFET on-resistance R DSon , as follows
Apart from the numerator V pn /2, the transfer function (20) is the same as that of a FB inverter with an LC output filter. Therefore, conventional compensator design can be applied in the proposed topology to perform the output voltage control.
To validate the simplified model, a set of numerical simulations was performed in PLECS R with the parameters shown in Table II . The frequency responses of the simulated and theoretical results are given in Figure 7 .
The frequency responses presented in Figure 7 show excellent agreement between the theoretical and simulation results. Therefore, it can be concluded that the switching capacitor dynamics can be neglected without loss of generality, as presented in [10] , [20] . As a consequence, a simplified state-space system can be proposed, as followṡ
where the voltage v ab is defined by
The model detailed in (21) is a large signal model, as used in conventional inverter modelling. Since the simplified model is the matrix representation of the output filter, the dynamic model for other output filter topologies (e.g., L, LCL filters) can be easily deduced.
IV. DESIGN CONSIDERATIONS FOR THE FLOATING CAPACITORS
Apart from the well-known design criteria (e.g. current stress, voltage ripple), FBHSC floating capacitors must also be designed considering the charge/discharge in the switching period, as in SC design [21] . Otherwise, a high peak current will flow through the components, increasing FBHSC losses. Maximum instantaneous peak current in the capacitors is dependent on the floating capacitor value, the MOSFET onresistance value, the modulation index M and the switching period T sw . Depending on these values, the converter can operate in three modes: complete charge (CC), partial charge (PC) and no charge (NC) [21] .
As stated in section III, theoretical analysis was performed assuming NC mode. However, NC mode operation requires a high switching frequency or a high capacitance value, resulting in a difficult design process. Thus, the PC mode was selected because it ensures low peak current in capacitors, avoids large capacitance values and provides a small error compared to the NC mode [20] , [22] . The PC operation mode, assuming unipolar SPWM, is guaranteed when
where C 2a = C 2b = C f , and assuming C 1 C f . An example of the floating capacitor design is shown in Figure 8 . All parameters are given in Table III , except for the floating capacitors. The operation in the other operation modes was obtained with C 2a = C 2b = 6 µF (CC mode) and C 2a = C 2b = 400 µF (NC mode). The PC operation mode was obtained with C 2a = C 2b = 60 µF, resulting in a time constant τ f ≈ 14.4µs.
Even though the peak current through C 2a in the NC mode (29.26 A) is lower than that in the PC mode (34.12 A), the PC mode capacitance is six times lower. In addition, the i C2a RMS values in the two modes (I C2a,NC,RMS = 5.69 A, I C2a,PC,RMS = 5.83 A) are similar. However, the CC mode must be avoided due to its high peak current (78.56 A) and high RMS value (9.27 A).
As shown in Table II , it was employed capacitors of 60 µF to the floating capacitors (C 2a and C 2b ), which fulfills the current stress criteria and ensure the PC mode operation. On the other hand, the link capacitors (C 1 and C 3 ) should be greater than the floating capacitors and fulfill the current stress criteria. Moreover, the link capacitors should limit the wellknown low-frequency voltage ripple present in single-phase Fig. 9 . Picture of the prototype and experimental results for the converter at nominal output power (2.5 kW). (a) Implemented 2. systems [23] , which is defined by (24) where ∆V % is the percentage of ripple on the input voltage. Assuming ∆V % = 4%, a capacitance of approximately 130 µF is obtained by (24) . Therefore, the dc-link was implemented with two capacitors of 200 µF connected in series, which complemented with the floating capacitors [22] fulfills the required voltage ripple.
V. EXPERIMENTAL RESULTS
A single-SC-cell 2.5-kW FBHSC prototype, as shown in Figure 9 (a), was built to evaluate and verify the concepts introduced above. All tests were carried out in open loop, with a modulation index of approximately 0.79 using unipolar SPWM, and with a resistive load, as seen in Figure 3 . FBHSC gating signal generation was performed by a microcontroller TMS320F28027, developed by Texas Instruments. All components used in the prototype and the specifications can be found in Table II .
As the converter operates in open loop, the input voltage V pn was generated by a regulated dc source. However, any control structure applied to VSI inverters (e.g., current control in the inner loop and dc-link control in the outer loop) can be employed.
Due to the low semiconductor voltage stress, silicon carbide (SiC) low-voltage (e.g., 650 V) devices could be used. SiC was also chosen due to its better performance and lower switching losses. With regard to the capacitors, only polypropylene film capacitors were employed in the prototype, due to their high current capability and better reliability, when compared to the aluminum electrolytic capacitors. On the other hand, film capacitors have a higher cost and lower energy density, leading to a large volume to obtain the needed capacitance [24] . However, due to its low equivalent series resistance (ESR) and the high current stresses common in SC converters, film capacitors can achieve a higher lifetime than the aluminum electrolytic capacitors.
The waveforms in Figures 9(b)-9(f) show the operation at nominal output power. The high step-down inverter operation can be seen in Figure 9 (b), which shows all voltages in the same scale, including the switched (v ab ) and filtered (v Cab ) output voltage. All capacitor voltages are equal to half of the input voltage plus a small ripple (less than 7% of V pn /2), as shown in Figure 9 (c). Consequently, it is expected that the voltages across the semiconductors are limited to the same value, as seen in Figure 9 (d), which shows the voltages v S1a , v S2a and v S4a . Figure 9 (e) shows the inductor current, the output voltage and the current through the floating capacitor C 2a . As expected, the inductor current and the output voltage are sinusoidal, with a negligible displacement angle. Even though the peak current in the capacitor C 2a is less than 3 times the peak current at the output, the RMS value is less than 60% (6.68 A) of the inductor current.
A detailed view of the current i C2a (Figure 9(f) ) shows the behavior within the switching period, where it can be observed that the converter operates in the PC mode. However, the exponential behavior cannot be clearly seen due to the switching transition resonances, which were probably caused by the parasitic inductances and the PCB layout.
The FBHSC was also tested as a inverter with different types of loads (inductive and nonlinear) and as a rectifier. The parameters are the same presented in Table II , except for the output filter (L ab = 470 µH and C ab = 8 µF) in all cases, and the switching frequency (50 kHz) at the rectifier and nonlinear load tests. The experimental results are presented in Figure 10 . a power factor of 0.504. The nonlinear load test, presented in Figure 10 (b), was performed with a 1100 VA load with a crest factor of 2.25. At the nonlinear load operation, it is important to analyze the maximum peak current at the semiconductors, since the semiconductor currents is higher than the output current. In both tests, the converter operates properly with low output voltage distortion and maintaining the self-balancing in the capacitors. Figure 10 (c) presents the results with the converter operating as a rectifier. The rectifier operation was achieved by a self-control strategy [25] , [26] , adapted to the singlephase full-bridge rectifier. The converter was supplied by an ac power source (Agilent 6813B) in order to supply a 970 W resistive load. The self-control constant was adjusted to keep the nominal input (800 V) and output voltage (220 V), as shown in Figure 10(c) . As the previously results, the FBHSC operates properly, validating the four-quadrant operation.
The capacitor voltage balancing was evaluated under load variation conditions. The response for a resistive load step from 15% to 100% is shown in the waveform of Figure 11 , and the capacitor voltages v C1 , v C3 and v C2a are also shown. Even with a step from a light load to a full load condition, all capacitor voltages remain balanced. Figure 12 shows the converter efficiency experimentally obtained using the power analyzer WT-1800 (Yokogawa Electric) with resistive load and excluding the output filter losses. The prototype was tested under different switching frequencies in order to verify the best operation point, which was observed to be at 30 kHz. An efficiency of 96.03% at full load (peak of 97.8% for a load of 0.403P o ) was obtained, which is in good agreement with similar results reported in the literature [27] . 
VI. TOPOLOGY COMPARISON
This section presents a comparison between the proposed topology and some of the well-known solutions available in the literature: FB, HB (half-bridge), HB-NPC, FB-NPC inverters, and a two-stage architecture (dc-dc bidirectional buck converter plus a FB inverter). Table III presents the results of the comparison, in relation to the specifications given in Table II. The comparison was performed through some simple metrics. The number of switches (n s ), diodes (n d ), and capacitors (n cap ) were analyzed and grouped according to the blocking voltage. For the topologies with a capacitor divider, it is important to analyze the low-frequency harmonics of the current injected at the midpoint 'i mid,LF ', because this can require a high capacitance value for the capacitor divider [28] . The requirement of an additional control loop for the capacitor voltages and the inverter modulation index M are also considered. The output filter components are excluded from this analysis.
Both HB and FB inverters have the lowest component count. However, all switches are subjected to the full input voltage. Apart from the increase in switching losses, the use of high-voltage switches can yield an increase in conduction losses. For silicon high-voltage MOSFETs (V DS,max ≥ 600 V), R DSon is approximately proportional to the square of the breakdown voltage [29] . On the other hand, FBHSC uses only low-voltage devices, leading to low switching losses and low conduction losses. However, a high semiconductor count, as is the case for the FBHSC inverter, result in a high number of isolated gate-driver circuits, increasing the PCB area and the costs. To alleviate this drawback, some bootstrap techniques can be employed at the FBHSC to reduce the number of gate drive circuits [30] .
Based on Table III , HB-NPC can be considered a notable candidate, due to its low component count with low voltage devices. However, HB-NPC has a low-frequency current in the midpoint (worst case in the HB inverter), leading to a high capacitance value. Although the FB-NPC solves the midpoint current issue, both NPC solutions require a voltage control loop for the capacitor voltage balancing, resulting in additional sensors. Although FBHSC has more capacitors, the midpoint current is negligible and the voltages across the capacitors are self-balanced. However, FBHSC achieves self-balancing with the drawback of additional losses (see section III-A). Low-modulation-index operation, as occurs in FB and FB-NPC, must be avoided because it leads to a higher THD on the output voltage. FB-NPC, for example, when operating with M ≈ 0.38 will synthesize only a 3-level voltage, rather than a 5-level voltage. This issue can be resolved through the addition of an output low-frequency stepdown autotransformer, which increases the converter volume and weight. FBHSC avoids the need for the use of autotransformers, since it can synthesize a low ac voltage with a high modulation index. The SC circuit can be seen as an electronic dc-dc autotransformer integrated to an inverter in the proposed topology.
FBHSC can be considered a strong candidate in high step-down applications. Even though FBHSC has a high component count, its features such as low-voltage devices and capacitors with self voltage balancing provide some compensation for its drawbacks. The additional losses, due to capacitor balancing, have a minimal effect on the overall FBHSC losses, reaching a maximum efficiency of 97.08% with the built prototype.
VII. CONCLUSIONS
In this paper, a novel single-phase inverter topology (FBHSC) was proposed. With the use of low-voltage devices and no additional voltage control loop, the FBHSC can synthesize a low ac voltage from a high dc input voltage. Hence, the FBHSC is suitable for high step-down applications, where the conventional topologies (e.g., FB inverter) cannot operate properly. The FBHSC inverter also includes the following features:
• Single-stage topology with bidirectional power flow;
• Operation in high step-down applications with a high modulation index; • All switches and capacitors are subjected to half of the input voltage (for one SC cell), leading to low switching and conduction losses; • The capacitor voltages are naturally self-balanced through the switching states. In addition, the voltage ripple is negligible and the output current control does not provoke imbalance in the capacitors.
• The topology can be generalized by the addition of more SC cells; • Regardless of the number of SC cells, FBHSC has a low-order dynamic model, resulting in a conventional compensator design; • FBHSC has a simple modulation strategy, the same as that used in the conventional FB Inverter;
With the built prototype, an efficiency of 96.08% (peak of 97.8%) in a high-conversion-ratio specification was achieved. Although other solutions could be applied to high stepdown applications, the FBHSC overall performance makes the solution proposed herein a noteworthy candidate.
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APPENDIX

A. State-Space Matrices
The matrices in (7) are defined in (25) to (31). 
